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. Two approximations are made in the P-R method: 1) modeling the input of transistors by step wave fo rms, and 2) modeling conducting transistors by linear resis tors. Later, Horowitz (H) extended this method to include both effects of slow inputs and nonlinearity of MOS transis tors [4], [5] . The P-R-H approach is conceptually simple and computationally efficient, and has been incorporated into many timing-analysis programs [6] , [7] .
One deficiency of the work of P-R-H is that only RC tree networks are dealt with, not general RC meshes. Furthermore, the effect of initial charge is only considered fo r a special case that an RC tree without any initial charge is driven through another RC tree that is fully charged initially [5] . No general ization is made to deal with networks with arbitrary initial charge distributions. In this paper, general RC networks with parallel (and bridge) connections and any initial charge distri butions are considered. The two assumptions made by P-R are also assumed during the discussion. Based upon the switch-level logic simulation model proposed by Bryant [8] , [9] , a timing model fo r MOS transistor net works is presented in Section II. The transient behavior of a transistor network is approximated by that of an RC network fo r estimating delays. The delay used in our model is based upon the delay of Elmore [10] , modified to correctly treat nonmonotonic responses (Section III). This value of delay is shown to always fall within the P-R bounds fo r RC tree net works with no initial charge. In Section IV, transmission matrices are used to express the transfer behavior of two-port RC networks. As fa r as delay is concerned, a two-port RC network is characterized by three parameters: R: series resis tance, C: effective capacitance, and 15: internal delay. These three parameters can be calculated hierarchically as the corre sponding two-port RC networks are composed in various ways.
The composition rules agree with those described in [2] ,except that stored charge is properly taken into consideration. We also add composition rules fo r parallel connections. In Section V, an algorithm fo r calculating delays of all nodes in an RC tree network is presented. In Section VII, the techniques of tree decomposition and load redistribution are introduced fo r calculating delays in general RC networks. A relaxation algo-0278-0070/84/1000-0331$01 .00 © 1984 IEEE
